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Utilization of Nisi, as an  Interconnect Material 
for VLSI 
M.  BARTUR AND M.-A. NICOLET, MEMBER, IEEE 
Abstract-The applicability of Nisi2 as an interconnect material 
was investigated using narrow (5 pm- X 2600-pm)  lines. 2500-&thick 
silicide lines were thermally oxidized to form a passivation layer of 
S i 0 2  for the next metallization level. Isolation of more than 50 V for 
2200-8, S i02  is achieved. The interconnect resistivity following the 
oxidation is 1.2-1.4 Sl jo  , The maximum current capability of the 
lines was found to be > 5 x 106 A/cm2 and their stability under 
prolonged high current densities was demonstrated. We propose a 
scheme to increase the local metallization-level density using Nisi; as 
an interconnect. 
U 
I .  INTRODUCTION 
TILIZATION of refractory  metal silicides as an inter- 
connect  line  for VLSI was demonstrated  for  TiSi2, 
TaSi,, WSi,, and MoSi, [ l ]  . The attractive  properties of 
silicides are their low resistivity (at least one order of magni- 
tude less than highly doped Si) and the possibility to form 
thermal SiOz, In  this context,  it is of interest to  know  whether 
a near-noble  metal silicide such as Nisiz  (not  refractory, 
melting temperature 9 9 3 O ~ ,  lowest eutectic  temperature 
966°C) can be utilized as an interconnect  material.  The 
eutectic temperature of 966’C limits subsequent processing 
to  a  temperature of about  900°C. This limit is no  hindrance 
since the  metallization  step comes after  the  completion of 
all the  junction  formation  steps, and it is then desired to  keep 
process temperatures low in order to minimize further diffu- 
sion. 
We chose Nisi, because  of its high oxidation  rate  [2] ? 
[3], its low resistivity (-35 pm.G*crn), and low formation 
temperature of the Ni-rich phase (Nisi, ~ 250°C). Nickel 
is the dominant moving species in the formation of Ni sili- 
cides [3] -[SI ~ which has been predicted to be advantageous 
[4]. These two  factors (low temperature  formation  and  metal 
being the dominant moving species) are not shared by the 
refractory metal silicides. Ni, Si is also representative of a 
family  of similar silicides (Co, Pt,  Pd) that have not been 
explored yet as interconnection material. In this study, we 
explore the  effect of oxidation on the resistivity of a narrow 
interconnect  line:  the applicability  of the  thermally grown 
SiO, as dielectric isolation, the current handling capability, 
and  the  long-term  stability of  Nisi, interconnect  lines. 
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Fig. 1. Schematic description of 0u.1 test pattern. The silicide area is 
shaded. The dashed lines are the contact opening in the thermally 
grown Si02 after oxidation. The top and bottom contacts are for 
the second-level pattern that can be deposited at a right angle to 
the  first level. 
11. EXPERIMEKTAL 
Xarrow silicide lines (5 ,um wide, 2600 pm long) were 
generated by delineating about 4000-8 thick-layers of evap- 
orated Si on a SiO, substrate (using liftoff) in the form of 
a special test pattern (Fig. 1). About 700 8 of Ni was then 
deposited everywhere and a low-temperature (400OC) anneal- 
ing step followed to form a Nisi layer over the Si lines (see 
Fig. 2 ) .  The  low  formation  temperature effectively eliminates 
the lateral growth of the silicide, Some excess Si remained 
in the core of the line, but all the Ni was consumed above 
the  line. The unreacted Ni between  the lines was then re- 
moved by a selective etch (1 : 8 H,O : HN03).  A final high- 
temperature  (650-800°C) vacuum  annealing cycle trans- 
formed the silicide into Nisi,, which at this high tempera- 
ture mixes with  the remaining Si.  At  this  point,  about 1500-8 
Si remains as a supply for the SiO, formation. The amount 
of SiO, grown determines the final average ratio of Ni to Si 
in the electrically conducting  film. 
Oxidation was performed  in  wet  oxygen  at 750°C for 4.5 h 
or  at 900°C for 0.5 h ,  which produces  about  2200 A of 
oxide.  The  oxide was selectively etched (using 1 : 6 HF : HzO) 
from  the  contact  windows (dashed  lines in Fig. 1). To evaluate 
the passivation properties of the grown SiOz, the same test 
pattern was laid down, at a rightangle (perpendicularly) to 
the first one (Fig, 3), using either evaporated Au (2000 8 
thick) or Nisi, deposited and patterned exactly as the first 
layer. (The  dashed  rectangles on  the  top  and  bottom of Fig. 1 
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Fig. 2. Preparation sequence of the NiSi, interconnect pattern, 
Fig. 3 .  Photograph of second-level Au metallization over an oxi- 
dized  Nisi,  nterconnect  pattern.  There  are  ight  intersection 
points.-This structure was used to evaluate the dielectric strength 
of the thermally grown SiO,. (Note the opened contact windows 
in  the Nisi2 pads.) 
are the window openings 'for the second-layer metallization 
pads.) 
To  determine  the  temperature of the  interconnect line 
during high-current stressing, the temperature 'coefficient of 
resistivity (TCR) of the lines was measured. To this end,  the 
resistivity was measured using a four-point  probe  arrangement 
under low-cu'rrent conditions.  The sample with  the  contacting 
probes was placed in a temperature-controlled  furnace  and 
in about 1 h was allowed for stabilization at each tempera- 
ture. The  resistivity versus temperature curve for  the  tem- 
perature range of 25-350°C was obtained  and  from it the 
TCR was derived. 
111. RESULTS 
1) The resistivity of the lines before oxidation was about 
700 S2 per line, or about 1.4 S22/0. After oxidation at either 
900°C or 75OoC, similar results were obtained,  and  the  integ- 
rity of the line was maintained-no open lines were found. 
The resistivity dropped  to  about  650 S2 per line, which may be 
due to grain growth during the  oxidation  process. The overall 
range of the line resistivity following oxidation was 1.2-1.4 
2 )  The critical current  density,  about which the lines were 
destructively opened after few minutes of current stressing, 
is higher than 5 X IO6 A/cm2: This to about 2.4 15' per 
line! (The failure mode is probably due to melting after ther- 
mal runaway in our setup.) For  comparison,  a critical product 
of strip length ( L )  and current density (J)? above which strip 
failure becomes inevitable, is about 2500 Aicm for A1 films 
at 100°C [ 6 ] .  We get a J X L product of about lo6 Aicm  at 
temperatures which  are above 45OoC. 
3) The TCR was found to be 1 k 0.05 X 10-30C-1 in the 
temperature range of  25-350'C. 
4) Long-term  stability was demonstrated  by flowing 60  mA 
through  the narrow-line structure. This current  corresponds to 
a current density of about 3 X lo6 Ajcm'. Out of the eighr 
lines evaluated, none failed following 1 week (170 h) current 
stressing. From the resistivity at this current level and  the 
TCR, we estimate  the average line temperature  to exceed 
400°C. 
5 )  Using Au as the  secondlayer  metallization (Fig, 3), 
the isolation  provided by the thermally grown SiO, at the 
eight intersection  points  holds  more  than 50 V (for both 
polarities). This bias corresponds  to an  electric  field of -2.3 X 
lo6  V/cm for our oxide thickness. This field value is higher 
than the previously reported one for the dielectric strength 
of S O 2  grown on Nisi, [ 5 ]  . The field-induced breakdown 
of the  oxide is only  one  parameter  controlling  the desired 
SiO, thickness,  In  practice,  the parasitic  apacitance of a 
crossover (about 4 f F  per  cross in our case) dictates  the 
oxide  thickness. 
6) Following oxidation:  the surface of the  test  pattern 
becomes very rough as previously observed [5] . The narrow 
lines  show the same surface  characteristics as the large contact 
area. In fact, if the oxidation at 900°C was conducted for 1 
h instead of 1/2 h, the patterns exhibited microcracks and 
yielded erratic electrical data  due  to  discontinuities  in  the 
pads. Microcracks  were not observed in the  narrow  lines. 
This surface roughness is an undesirable feature of oxidized 
Nisi,. 
7) The step coverage capabilities of the Nisi, line were 
evaluated with  the same pattern  and  deposition  procedure 
for a second metallization level (as in number 5 above). We 
find  that  most of the  steps were broken  after  the  high-temper- 
ature Nisi, formation step. A possible reason is the stress 
due to thermal  mismatch  between  the NiSi, line  and  the 
SiO, substrate, however, our modest processing capabilities, 
the  poor  step coverage of the  vaporated  Si, and  surface 
cleanliness problems,  might be the real source  of the prob1,em. 
ap. 
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Fig. 4.  Schematic  demonstration of the  advantages of an  oxidized 
silicide line used as an interconnect. Third-level metallizations can 
be produced using only one step of thick dielectric deposition and 
one via opening  step.  (The  white  areas  are  the  deposited  and  planar- 
ized  dielectric-usually SiO,.) 
IV. CONCLUSIONS 
In current  technology,  the dielectric  isolation between 
metallization layers is made of either  sputter- or CVD-deposited 
SiO2. Prior to a subsequent metallization, the isolation layer 
is planarized  either by reflow of phosphorus glass or by 
sputter  etching.  the^ final thickness  of such  dielectric isolation 
schemes is large, requiring deep contact windows (via's) to 
be etched accurately to the desired level thickness for inter- 
layer connections.  Currently: such processing i s  typically 
limited  to  three levels. 
The present result suggests the very attractive possibility 
of double the metallization levels by using thin Si02 layers 
grown thermally on silicide over Si-(polycide) as dielectric 
isolation.  After  planarization, a first metallization level of 
silicide is deposited and oxidized for passivation, and then a 
second metallization level is applied on the first one. These 
metallization layers  are at  he same level, except  at cross 
points, and are accessed by the same via etch process (Fig. 4). 
Conceptually, the procedure upgrades a three-level metalliza- 
tion to six  levels, if the  metal  on SiO,, protected by the 
deposited S i02 ,  can sustain the high temperature required 
for thermal oxidation of iLiSi,. Even if only the first level is 
made of a silicide, the multilevel scheme is simplified drasti- 
cally ~ as shown  in  Fig. 4. 
We have demonstrated that Nisi, can be used as an inter- 
connect and can serve for first-level metallization on planar 
surfaces. The low resistivity and the good long-term stability 
are very promising. Further topics that should be explored 
are the contact to the devices on the Si substrates (probably 
a diffusion barrier. has to be employed) and the feasibility 
of using Nisi, as gate material  for MOS technology. 
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